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ABSTRACT 
Pov .:er electronic device \ ith front- end rectifier are widely u ed in computer, 
communication and electric vehicle indu tries. The e rectifier are nonlinear in nature 
and generate current hannonic \: hich pol lute ut i l ity power. International hannonic 
tandard ( e .g . ,  TEC 6 1 000-3-2 and E 6 1 000-3-2) ha e been put in place to confine 
power pol lution. The e standards limit the current harnlonics generated by load to a 
peci fied thre hold depending on load power and application. In other words, a high 
po\\ er factor i required. 
Power uppl ie  with active power factor correction ( PFC) techniques are 
becoming nece ary for many types of electronic equipment to meet the hannonic 
regulations and standard . However, classical PFC schemes have lower efficiency due to 
ignificant losse in the diode bridge. Several bridgeles topologies have been introduced 
to decrease diode bridge conduction losses. Most of the step-up PFC rectifiers util ize 
boo t converter at their front end due to its natural PFC capabil ity. 
In thi the i , a new bridgele PFC topology based on Cuk converter is  presented. 
imilar to Cuk converter, the propo ed topology offers several advantages in PFC 
application , such a easy i mplementation of transformer i olation, inherent inrush 
current l imitation during start-up and overload conditions and lower electromagnetic 
interference ( E1v1I). These advantages make the proposed topology a viable solution for 
high voltage DC loads such as electric vehicle battery charger. 
Chapter I I I  presents steady state analysis for the proposed rectifier. The rectifier 
i s  analyzed only during the po it ive half of the line frequency due to symmetry. Design 
procedure, s imulation and mea urements to verify the capabi l i ty of the rectifier are 
presented in Chapter IV. Hanllonics content and efficiency of the proposed rectifier 
ver us conventional Cuk full blidge PFC rectifier are also presented. 
Key\\:ords :  Full Bridge Rectifier, BridgeJess Rectifier. Passive and Active Power Factor Correction 
(PFC), Boost Rectifier, Buck Boost Rectifier, SEPlC Rectifier, CCM. DCM and EMI. 
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The dramatic growth of electronic equipment u age in recent years has resulted in a 
greater need to en ure that the line current hannonic content of any equipment 
connected to the AC main meets regulatory standards .Nowadays, most electronic 
equipment, including laptop , television and cellular phones ( nonl inear load), need a 
rectifier circuit. which produce a non- inusoidal l ine current. As i l lustrated in Fig. i . l  
the e nonlinear load current ha e a lot of hannonics that pollute the AC line voltage 
by di torting the inu oidal input voltage. Consequently, thennal stress of the 
equipment would increa e due to greater losse caused by non-sinusoidal wavefonn. 
Therefore, the system efficiency and power factor are reduced, and the hannonic 
content in the AC l ine current is i ncreased, which has adverse effects like the heating 
of transfonner and induction motor , their l ife span reduction, the degradation of 
y tern voltage wave-fonn, and the malfunctioning of certain power sy tem 
protection e lements [ 1 -3 ] .  











Fig. l . l :  The effect of  a nonlinear load on the AC l ine voltage. 
To addre the above problem a lot of attention I paid to hannonics generated by 
rectifier due to the wide pread u e of electronic equipment that u e front end 
rectifier . Therefore, the need for a high efficient, high power factor and low 
harmonic rectifier i required to minimize hannonic levels. Standards have been put 
in place to l imit input current harmonic . H igh qual i ty rectifier should comply with 
the harmonic 'international tandard l imit for po er equipment. Power equipment 
would i nclude industrial motor dri e , electrical ehicle battery charger , electronic 
bal l ast ' fluore cent lamp , and office equipment power upplies .  
1.1 Harmonic Standard Transitional Periods 
The E 5 0006 was e tab l i shed in 1 975  a the first hannonic tandard by the 
European Committee for Electro-technical Standardization (CENELEC). Due to the 
decadence of its power quality the E 50006 was adopted by fourteen European 
countrie . In 1 982 the International Electro-technical Commission (lEC) dictated lEC 
5 55-2 a a European tandard. Then in 1 99 1  CEN ELEC approved lEC 5 5 5-2 to set the 
levels for harn10nic current inj e  ted by loads back on to the network. In  Apri l of 
1 995 ,  the IEC 5 5 5 -2 was replaced by lEC 1 000-3 -2 after its revision. The lEC 1 000-
3 -2 ha s ince been adopted as the E 6 1 000-3 -2 European Standard, which defines 
the practical rules and provides a clearer definition of equipment classes. All older 
versions have expired s ince February 2009 besides EN 6 1 000-3-2: 2006, which 
introduce minor changes and clarifications of the requirements for the measurement 
of harmonics and their l imits[4-6] .  
1.1.1 Standard Application 
All  electrical and electronic equipment that is  connected to the low-voltage AC public 
mains up to the 1 6A maximum input current must comply with EN 6 1 000-3-2 as of 
January 200 1 .  
Thi s  standard does not apply to (and has no l imits for) : 
• Non-pUblic networks 
• Non l ighting equipment with rated power o f 7 5 W  or less 
2 
• EquIpment for rated voltage Ie than 230V AC ( l imit not yet been 
can idered) 
• Arc welding equipment intended for profe ional u e 
• Profe sional equipment (not intended for sale to the general publ ic) with 
rated power greater than 1 kW 
• Heating element with ymmetrical control methods and input power les 
than or equal to 200W 
• Independent dimmer for incande cent lamps with rated power less than or 
equal to 1 kW. [6] 
1 .1 .2 Classification and Li mits 
There are four different classe in  the E 6 1 000-3 -2, which have different l imit 
alues : 
Table 1 . 1 :  Harmonic classes with their respected applications [6] .  
C Ia appl ication 
A • 3-phase balanced equipment, 
• Household appl iances except class D equipment, 
• Tools except portable tools 
• Incandescent lamps dimmers, 
• Audio equipment, 
• Al l  other equipment except that stated in class A, B C or 
D. 
B • Portable tools,  
• Arc welding equipment. 
C • Lighting equipment. 
D • PC, 
• PC monitors, 
• Radio, 
3 
I • T recei er , 
• Electrical vehicles battery charger, 
• Equipment with input power PS600W. 
The l imit for cia D equipment are hown in Table 1 .3 as a power related current 
(mA/W) with a rna imum penni ible value gi en in Table 1 .2 .  







3 2 .30 
5 1 . 1 4 
7 0 .77 
9 0.40 
1 1  0 .33 
1 3  0 .2 1 




2 1 . 08 
4 0.43 
6 0 .30 
8 
1 8SnS40 0.23.-n 
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Table 1 .3 :  Limit for c la D equipment [6] . 
Hannonic order Maximum pennissible Max imum penni ible 
hannonic current per watt hannonic current 
mA/W A 
3 3 .4 2 .30 
5 l . 9 1 . 1 4  
7 l .0 0.77 
9 0 .5  0.40 
1 1  0 .35  0 .33  
1 �n�40 
3.85 -- As in  Class A 
n 
Among the cla D equipment is the electrical vehicle ' battery charger, which 
l ike other nonlinear equipment, suffer from high hannonics.  In order to reduce the 
hannonic  and meet the c lass D l imits the power factor must be improved. The 
definition of the power factor and some related facts are explained below. 
Furthennore, the techniques used to improve the power factor and simultaneously 
reduce the l ine current hannonics are discussed in genera l .  
1 .2 Power Factor Correction 
The power factor i s  defined as the ratio of the real power measured in watts to the 
apparent power, which i the product of the RMS voltage multipl ied by the RMS 
current as shown in the fol lowing relation, [ 1 ] 
(averagepower) 
( 1 1 power factor = . ) (rmsvo ltage) (rmscurrent) 
Ideally, with a l inear res istive load, the power factor is unity regardless of the 
hannoni c  content of the fundamental oltage. On the other hand, the nonlinear loads 
draw more RMS current from the source because of their hannonic content, which 
i ncreases the losses. However, historical ly it  has been defined in tenns of a phase-
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hift between the voltage and current waveform where I l' th k f ' I e pea 0 the 
fundamental current and the denominator i the total RMS value of the current: 
PF = � = ( n = 3,5,7 . . . . ( 1 .2) 
Furthennore, the difference in phases between the fundamental components of 
the l ine voltage and l ine current i de cribed by(tpl - e1), assuming that the line 
voltage i not di torted . A the 10 ses increa e, the reactive power increase and the 
power factor decrea e , \ hich increa es the total hannonic distortion . The Total 
Hannonic Di tortion (THO) measures the ratio of the total RMS value of the 
hannonic currents to the RM value of the l ine frequency component. 
n = 3,5,7 .... ( 1 .3) 
The reactive power can be reduced by adding a filter to compensate for the 
low poyer factor. In the past a capacitor bank was used, but it  cannot work with 
ystems that have high harmonic content because the overheating increases stress that 
re ult in premature fai lure . Two methods can be used to improve the power factor in 
non-l inear loads : passive or active fi ltering [ 1 ] . 
1 .2 . 1  Harmonics Line  C u rrent  Reduction Techniques 
Different techniques can be used to improve the power factor and to confom1 to the 
international l ine harmonics' regulations. The most commonly used techniques are 
passive and active approach. 
1 .2. 1 . 1  Passive PFC 
Passive Power Factor Correction ( PFC) is an expressIOn used for harmonic line 
current reduction using passive components. It is considered to be a simple way to 
control the hannonic current where only pas ive components ( inductor and capacitor) 
6 
filtenng i u ed. Thl fi l ter reduces the hannonic current, which mean that the non­
l inear device become more l inear. Fig. 1 . 2a hows the input rectifier current without 
a fil ter where the input current i only l imited by the mal l input impedance. Fig. I .2b 
how that pa ive technique introduce high impedance for the hannonic, thus 
moothing the input current for the electronic equipment . The input current with 
pa i ve hamlonic l ine current reduction how a greater reduction in the input current 
and it hannonic content than the input current without hannonic l ine current 
reduction. 
The disad antage of this approach include high current and voltage stresses, 
high co t and bulky when using large-value, high-current inductors and capacitors. 
Furthennore, the input current t i l l  contains hannonic . [ 5-8] 
1 .2 . 1 .2 Active PFC 
An active Power Factor Correction ( PFC) is a power electronic system that controls 
the amount of power drawn by a load in order to obtain a power factor as c lose as 
po ible to unity by using active switching. Bipolar junction transistors ( BJT), 
s i l i con-control led rectifier (SCRs), and Metal-Oxide-Semiconductor Field-Effect 
Transistor (MOSFET) are example of active devices. The active PFC controls the 
input current of the load such that the current wavefonn is proportional to the voltage 
wavefonTI. In order to make the load appear purely res ist ive, meaning the apparent 
power equals the real power; the power factor must be as close to unity as possible. In 
other words, the voltage and current are in phase, and the reactive power consumption 
is  zero as shown in Fig.1.2c .  By comparing the three figures ( 1 . 2a, 1 . 2b and 1.2c), 
active PFC circuitry gives the best perfonnance [6] . In addition, the active power 
factor correction ( PFC) has several advantages. Active switching makes the load 
behave l ike a pure resistor or unity power factor, which means it reduces the 
hannonics in the input l ine current. The dominant loss in the active approach is the 
conduction l osses of the bridge rectifier. Some types of active PFC include Boost, 
Buck, Buck-Boost, Single-Ended Primary Inductance Converter (SEPIC), and Cuk. 
It should  be noted that the active power factor correctors can be single-stage or multi-
stage [5 - 1 1 ] . 
7 
Ultimately, the aim of PFC i to hape the input phase current 0 that the, are 
in pha e with the input pha e voltage . 
\m ' 
/\ 
�i lin 1m 
/\ \ V t ! \]1 1 1 2a • 1 2b 
Fig.  I . 2 :  PFC effect on the input current :  ( a) Input current rectifier without fil tering, 
(b) Effect of the pa ive PFC on the input current recti fier,(c) Effect of the active PFC 
technique on the input current. 
Aim of th is Thesis :  
The main goal  of this  thesis i to design a step-up high efficiency AC-DC rectifier 
(h igh voltage battery charger) with isolation capabil ity for low power application, e .g . ,  
E lectrica l  Vehicle .  The rectifier i s  designed to meet EN 61 000-3 -2requirements .  The 
new rectifier i based on conventional Cuk topology with higher efficiency, a low 
tarting current and low EMI due to it  is  bridgeless configuration. 
Thi work is  intended for high voltage (2S0-300V) electric cart. The battery wil l  be 
charged from AC l ine. The l ine harmonic must meet EN 61000-3-2. Also this 
appl ication requires low EMI emission. Typical ly, a switch is  added in  between the 
load and the AC line for safety reasons. Low inl1erent in-rush current is desired to 









Liter a t u re Review 
General l , in mo t power electronic y tern , the AC l ine oltage is rectified to 
convert AC to DC power a a first step. Then another DC-DC converter stage i used 
to regulate the output voltage in order to meet the load requirement . The major 
problem with a power rectifier i ham10nic pol lution. Therefore, PFC converters are 
u d for C-DC rectifiers to ati fy the International Harmonic Standards, which 
require the harmonic content of the l ine current to stay below certain l imits, as 
e 'plained in chapter 1 .  In thi chapter different type of rectifiers are discussed [5- 1 1 ] . 
Abo e, the active PFC and pas ive PFC are introduced as methods used to improve 
the power factor, but because of their respective features, they can only improve the 
power factor with some drawbacks. 
2.1 AC- DC Passive Rectifier 
The pas ive PFC can achieve a high power factor without losses but places stress on 
the emiconductor components .  Additionally, the volume of the rectification circuitry 
is greater so the ystem cost increases [ 5 -8 ] .  Next, the full  bridge rectifier without and 
with a fi l ter are introduced. 
2 . 1 . 1 Ful l  Bridge Rectifier without  Fi lter 
The full  bridge rectifier or diode bridge rectifier, shown in  Fig. 2 . 1 ,is the earl iest 
rectifier used to compensate for the l ine current harmonics. It is  used as a peak 
detection rectifier where, at the peak of the voltage waveform, short duration current 
pulses with considerable hannonics occur. This is caused by the short conduction 
interval of the rectifier diodes, as shown in Fig. 2 .2(a) .The output capacitor value has 
a considerable effect on the l ine current hannonics, as displayed in Fig. 2 .3 (a), which 
verifies that by reducing the capacity of the capacitor, the hannonic content in the line 
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current can be reduced without adding additional component . However. the output 
\ oltage ripple I increa ed a hown in Fig. 2 .3(b), compared with the output voltage 
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Fig.2 .2 :  Ful l  bridge rectifier simulation results : (a )  Input voltage and input current (b) 
The output voltage, (c)  Zoomed area of input current. 
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Fig.2 . 3 :  Effect of  the output capaci tor on l ine current harmonic : (a )  Input current 
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Fig 2 .4 :  IEC l imit' and simulated input current harmonics. 
The drawbacks of the full bridge rectifier inc lude high harmonic content in the 
l ine current, a low power factor and a high THD (l49%).The comparison between the 
harmoni c  content of the ful l  bridge rectifier and the lEC l imits for class D is shown in 
Fig. 2 .4 .  As a consequence of the full bridge rectifiers' low efficiency, the user should 
instal l  h igh voltage device, which are both bulky and costly. However, with a rectifier 
1 1  
nearly ha mg a unity power factor, the available DC load power is almost t\\' ice the 
a ai lable power of the peak detection rectifier. owadays. emploYlOg high quality 
rect ifier in commercial y tern ha high priority [ 1 ] . 
2. 1 .2 Fu ll Bridge Rect i fier 'lith Filter 
The hannonic  content of the l ine current degrade the efficiency of the peak detection 
r t ifier. Therefore, the full bridge rectifier with a filter is used to compensate for any 
di tortion .  One way is to add an inductor in serie with the line voltage at the AC 
ide of the diode bridge, as hown in Fig.2 . 5 .  By thi method the power factor is 
l ightly improved. The input CUlTent, input voltage and output voltage are each shown 
III Fig.2 .6.The hannonic content in the line current is reduced, as shown in Fig.2.6 
(b) .  The harmonic of the l ine CUlTent are s l ightly reduced, as shown in Fig.2 .7 ,  and the 
THD i 5 1 .  7 �o. However, the DC output voltage uffers from the ripple, which 








Fig. 2 . 5 : Diode bridge rectifier with AC-side inductor. 
1 2  
350V 
o 




-2 A '--------------------- ___ _ 
(b) 
2 60V ' • _ _ _ _ _ I 
255 V \/\/\/\/\[\[\£\1\1\[ 
500ms (c) 560ms 
Fig.2 .6 :  Diode bridge rectifier with AC-side inductor simulation results: (a) Input 
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Fig.2. 7 :  Simulated input current harrIlonics with respect to the lEC l imits. 
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One of the method u ed to compensate for the dra\ back of the pa Ive approach i 
to u e an acti ve PFC recti fier. 
2 .2  AC-DC Active PFC Rectifier 
The a tlve PFC emplo ed in a 1 0\;  oltage appl ication achieves a unity power factor. 
Howe er, it produce high conduction and witching 10 es in heavy load [8] .  The 
bridge and bridgele rectifier with active PFC circuits are introduced in the 
fol lowing ection . They are u ed to enhance the overal l  performance of the rectifier 
c ircuit in contra t to the pa sive approach [ 1 2- 1 5 ]. 
2.2 . 1 Fu ll Bridge PFC Rectifier 
Full B ridge rectifier ha e relatively low efficiency due to the number of sil icon 
components in  the current path of each stage [ 1 6-25 ] .  One well known bridge rectifier 
is the conventional Cuk rectifier where the current flows through three power 
emiconductor switches during each switching cycle .  During the switch on-time, the 
current flow through two rectifier bridge diode and the power switch, as shown in 
Fig. 2. (b) .  while it  flow through two rectifier bridge diodes and the output diode 
(Do) during the switch off-time, as shown in Fig.2.8(c). The forward voltage drop 
across the bridge diode cause significant conduction losses, resulting in more severe 
thermal stre ses. Therefore, it is suitable for a low power appl ication. The RMS 
current flowing through each input diode during l ine period is 
The power dissipation in the bridge rectifier is given by 
4V [Pout 
Pbridge = 4VrJo Bridge rms = V ' - - ac_rTnS 
where V f is the forward voltage. 
1 4  
(2. 1 )  
(2.2) 
For e ample if  f 1 
rectifier i 
and ac 
Pbridge = 3,S%Pin 
o rms, then the power dissipation in  the bridge 
(2 .3  ) 
Eq. ( .... . 3 )  how that the power dis ipation in the bridge rectifier consume about 
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Fig .2 .  : (a) Con entional Cuk PFC rectifier: (b) On state, and (c ) Off state . 
Therefore, the bridgeJe  PFC c ircuit combines the rectifier circuit with the 
PFC c ircuit .  Thi combination decrease the conduction 10 ses by reducing the 
number of semiconductor components in the l ine current path. Moreover, i t  increa e 
efficiency, reduce costs, and enables s impl ic ity and high performance. A a result i t  
ha gained popularity as a high-efficiency AC-DC rectifier compared to the 
conventional PFC with either half or ful l  bridge rectifier [26-35 ] .  
2.2 .2  Bridgeless Rectifier 
Ideally, the bridgeless PFC rectifier is  more efficient than the conventional bridge 
rectifier. Considerable research has been directed towards maximizing the efficiency 
of the bridgeless rect ifier such as in [32] .  The control technique is  used to sense both 
the o ltage and current on the AC side of the bridgeless PFC rectifier. Using this 
technique high efficiency is achieved, the power factor correction function is 
improved and the c ircuit noise is  control led. Furthermore, the THO is reduced by 
el iminating the current hannonics caused by the input voltage [38] .  In addition, since 
the bridgeless PFC rectifier bas fewer switching devices than the full bridge rectifier 
i n  the current path, i t  results in lower conduction losses, higher efficiency and cost 
savings. However, bridgeless rectifier emits high common mode (CM) 
electromagnetic interference (EMI )  noise due to the pulsating of the output voltage in 
1 6  
the ground [ 3 5 ] .  There are everal bridgeles topologie that have been propo ed uch 
a Boo t, Buck-Boo t. ingle-Ended Primary Inductance Converter (SEPIC), and 
com entional Cuk recti fier among other [36-58] .  All  of the e rectifier can be u ed in 
either Di continuou Conduction Mode ( DCM) or Continuous Conduction Mode 
(CCM). The rectifier can operate at a fixed duty cycle in the DCM to correct the input 
power factor, but in CCM it require a control circuit [56] .  
The bridgele PFC Boo t rectifier is the dominant topology because of i t  
lov. co t and high perfom1ance in terms of efficiency and simplici ty [36-4 1 ] . That is  
why it i 0 widely u ed.  The input current of the DCM Boost rectifier is  
di continuous, which require an e tra pa sive fi lter to shape the input current toward 
a inu oidal waveform . But in the case of SEPlC and Cuk rectifiers, the input current 
continuou due to the e istence of two inductors in each rectifier. 
The DCM Boo t rectifier ha shown in Fig. 2.9 has a number of advantages, 
uch a an i nherent PFC function simple control labi l ity, soft turn-on of the main 
witch, and reduced diode reversed-recovery losses. However, the maj or drawbacks 
of the bridgeless Boo t rectifier include a higher DC output voltage than the peak 
input voltage, a difficult implementation of input-output isolation, a lack of current 
l imi tation during the overload conditions, high switching losses and a high start-up 
in-ru h current. The high start-up in-rush current i considered a serious drawback in 
the Boost recti fier, which requires a huge switch a shown in  Fig.  2 . 1 0 . In addition a 
more robust input fi lter i required to control the high peak ripple currents and 
voltages. This i ncreases the overal l  weight and cost of the rectifier. On the other hand, 
the Cuk rectifier reduce the in-rush current. This is because the input inductor is 
connected to the energy transfer capacitor instead of directly to the output bulk 
capacitor as in the boost converter [40] .  The in-rush current during start-up for the 
Cuk rect ifier is shown in Fig. 2 . 1 1 [ 5 5 ] .  
The bridgeJess Boost rectifier with coupled inductor technique and two 
additional d iodes as shown in Fig. 2 . 1 2  reduces the conduction losses. It also 
a l leviates the reverse-recovery problem. Furthermore, i t  achieves zero-current turn­
off of the output diode and the reverse-recovery currents of the additional diodes are 
s lowed down to reduce the diode reverse-recovery losses [4 1 ] . 
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Fig. 2 . 1 0 :  Start-up in-rush current of Conventional Bridgeless Boost rect ifier. 
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Fig. 2 . 1 2 : Bridgeless Boost rectifier. 
One of the po sible olutions used to reduce the conduction losses is the 
bridgeless Buck-Boost PFC rectifier [42-43 ] .  Bridgeless Buck-Boost PFC rectifier 
shown in Fig.2 . 1 3  improves the efficiency and is suitable for use in the wide input 
o ltage range. Also, the conduction semiconductor components are reduced but sti l l  
h igher than the Cuk recti fier where there are three switching devices in the current 
1 9  
path dunng every T period. The maximum oltage stre s i alway lower than that of 
the Boo t PFC rectifier. Furthelmore, it a oid the in-ru h current problem that occur 
in the Boo t PFC at tart-up [43] B ' . . , ut It reqUlre an I olated gate driver l ike Buck 
rect ifier [44- 45 ] .  
Q2 I 
+ 
DJ QJ CO \ RL 
Vo 
D� 
Fig.2. 1 3 : Bridgeless Buck-Boost PFC rectifier. 
Two recent bridgeles PFC rectifiers, the SEPlC rectifier and the bridgeless 
PFC Cuk rect ifier, are presented [46-58] .  The two rectifiers are suitable for step-up / 
tep---down app l icat ion anJ reduce the conduction losses and thennal stresses. These 
improvements are shown in tenns of higher circuit efficiency [52] lower cost, 
considerable size due to coupled inductors, and reduction in the power switch current 
tress. Furthennore they offer several advantages unlike the Boost converter in the 
PFC appl icat ion . These advantages include easy implementation of transfonner 
isolation, inherent in-rush current l imitat ions during the startup and overload 
conditions, lower ripple on the input current and less electromagnetic interference 
(EMI). However, the SEPlC rect ifier shown in Fig. 2. 1 4  suffers from high output 
ripple because of the discontinuous output current similar to the Boost rectifier [35 ] .  
In  addition, i t  requires an additional gate-drive transfonner [8]  and is  intended for low 
voltage appl ications but the circuit in this paper is intended for high voltage 
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application , 0 the Bridgele Cuk tep-up rectifier i u ed. It ha a lower conduction 
10 than th conv ntional uk, which i hown in Fig. 2 .  , due to the reduction of 
ihcon witche in the current path. Al 0, the output current i continuous unlike the 
EPIC rectifier due to replacing the diode (D 1 ) with an inductor (Lo 1 )  [5 1 -5 7] .  
C2 D2 
+ 
L C1 D1 RL 
+ + Vo 
-
+ Q1J L1 L2 Co Co2 f\, 
+ Vac Q2l 
-
-
Fig.2 . I 4 :  Bridgeless SEPIC rectifier. 
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CHAPTER 3 
M od e l i n g  of Bridgeless D C M  C u k  Rectifier 
The propo ed bridgele PFC rect ifier hown in  Fig. 3 . 1  which is  ba  ed on Cuk 
topology offers everal ad antage , uch a inherent in-rush current l imitation during 
tart-up and overload condition because of it Cuk configuration . Other advantages 
in lude 10 EMI  emi ion due to it input-output fi lter and higher efficiency a a 
re ult of the bridgele s design. In addition, the rectifier reduces the complexity of the 
contr l ier 0 that one control ignal i required. Also, it reduces the conduction loss as 
well a the themlal tre on the semiconductor device because there is one 
em! onductor in the current path . 
3.1 Principle of Operations 
The DCM bridgeless PFC Cuk rectifier in  Fig. 3 .l(a) i fomled by connecting two 
DC-DC Cuk con erter , one for each half-l ine cycle of the input voltage. During the 
positive half- line cycle ,  the elements L l ,  Q l ,  C l , C2, Lo l ,  Lo2, Co l ,  Co2 and Dol are 
conducting as shown in Fig.  3 . 1 (b ) .  On the other hand, the current flow through L l ,  
Q�, C l ,  C�, Lo l ,  Lo2, Co l ,  Co:! and Do:! during the negative half-l ine cycle as shown in 
Fig. 3 . 1 ( c ) .  The capacitor voltages over the positive and negative cycle are shown in 
Fig .3 .l (b) & ( c )  and gi en by: 
( 3 . 1 )  
where T L represents the cycle  of the l ine voltage. 
Note that the capacitors are ful ly charged by input voltage and biased by half the 
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Fig.3 . 1 :  ( a) Proposed bridgeless Cuk rectifier. (b) Positive half-line cycle. and (c)  
egative half-line cycle .  
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3 . 2  Analysi of t he Proposed Cuk Converter 
The arne technique and approximatl'on C h d lor t e stea y-state analy is of the 
continuou conduction mode with a few modifications may be appl ied to the 
dl continuou conduction mode. 
1 .  Inductor volt- econd balance : The DC component of the voltage applied to an 
inductor mu t be zero . 
(3 .2) 
2.  Capaci tor charge balance: The dc component of current applied to a capacitor 
mu t be zero. 
. 1 rTs . ( ) d < LC > =  - Jo LC t t = 0 Ts ( 3 . 3 )  
The e assumptions must be  held for any circuit that operates in  steady state, 
regardless of the operating mode. 
3 .  Input voltage i s  sinusoidal .  
4 .  The input voltage is considered constant over one switching cycle (Ts) since 
the switching frequency (f.) is much higher than the line frequency ( fL) . 
5 .  Output capacitors CO l and Co2 are large enough such that the voltage across 
them is constant over the l ine cycle.  
6 .  Energy transfer capacitors C 1  and C2 voltages are constant over the switching 
cycle and fol low the input voltage profile within a l ine cycle. 
7. All components are ideal ;  thus, there are no losses. 
Due to the symmetry of the operations the positive half-l ine cycle is analyzed 
through the three distinct stages as shown in  Fig. 3 .2 to 3 .4 .  Volt-second balance is 
appl ied for each i nductor voltage and charge balance for each capacitor current in the 
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network. The witching ripple in the output capacitor voltages i ignored whi le the 
inductor current witching ripple i considered. 
3.2 . 1 Fir t tage: [ to, td  
During the flr t ubintervaL the tran istor conduct for 0 < t < O J  T,. and diode Dol is 
rever ed-bia ed by the capaci tor voltage (V CI) .  The output diode Do:! is rever ed­
bia ed by capacitor ol tage (V G).The converter c ircuit elements are connected as in 
Fig. 3 . 2 .  The inductor voltages are given by: 
( 3 .4) 
It  can be inferred from inductor voltage equation Eq. ( 3 .4) that the inductor 
voltages are equal to the input voltage by substituting Eq. ( 3 . 1 )  in Eq. ( 3 .4), yielding 
VLo l=  ae and VLo2 = Vac · The capacitor and inductor currents are related by: 
in (/) = - /  Lol ( I )  
( 3 . 5 )  
The capacitors COl and Co2 supply the load current during the first stage, where the 
output capacitor currents equals the inductor current minus the load current. 
T 
iCo1 ( t )  = i Lol ( I )  - ; 
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( 3 .6) 
Fig.  3 . 2 :  First stage of operation. 
The current pa ing through node QI is the summation of the three inductor 
urrent , and the voltage across the diode is the input voltage plu half of the output 
voltage a hown below. 
( 3 . 7 )  
I'Dol = -1'0 = -vac - I'ol 
3.2.2 Second  Stage :  [ t t ,  t 2 l  
The econd stage starts a t  the instant t l ,  where switch Q I  turns off and diode Do l 
conduct to find a path for the inductor currents during D I Ts< t « D I +D2)Ts 
imultaneou ly. The c ircuit then reduces to Fig. 3 .3 .  During this stage the inductor 
currents supply the load and recharge the capacitors. The diode Do2 is reversed-biased 
by the capacitance vol tages (V CI + V (2) '  The stage ends when the summation of the 
inductors current is zero and Dol becomes reverse biased. Hence, diode Dol is 
switched off at a zero current. 
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+ 
01 C 01 
iDol 
Fig. 3 . 3 :  Second stage of operation. 
The inductor voltages are given by: 
The energy transfer capacitor currents are given below: 
The output filter capacitor currents are : 
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( 3 . 8 )  
(3 .9) 
(3 . 1  0) 
The current and voltage tres over the switche are given by: 
1 Dol = I Lo l  + I La� + J L I  
(3 . 1 1 )  
3.2.3 Third Stage: [ t2, t3 ]  
The diode Do l  become rever e-biased at time t = (D I  + D2)  Ts, when the diode 
current become zero. Then the circuit i shown in Fig. 3 .4 with both transistor and 
diode in the off tate. 
+ 
Fig.3 .4 :  Third stage of operation . 
+ 
·Yo1 Co2 Yo2 
+ 
The capacitors C I  and C2 are being charged by the inductor currents i Lo l  and 
l Lo2. The inductor behaves as a current source, which keeps the current constant 
during the third subinterval CD !  + D2)  Ts< t < Ts, and therefore, the inductor voltage 
mu t also be zero i n  accordance with the relationship VL ( f ) = Ldi L ( t )  / dt . As a re ult 
the network equations for the third subinterval are: 
(3 . 1 2 ) 
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The tran fer energy capacitor current are given by: 
and the output fi l ter capacitor currents are: 
. ( )  _ . ( )  Va l eo l t - -ILo2 t - R 
The current and voltage tre 0 er the switches become. 
(3 . 1 3 ) 
( 3 . 1 4  ) 
(3 . 1 5 ) 
The total vol t-seconds applied over one switching cycle must be zero in the 
teady-state. In order to reach the steady-state, positive volt-seconds are appl ied to the 
inductors during the first stage, and negative volt-second must be appl ied during the 
econd stage. Therefore, the inductor voltages are equal to the input voltage during 
the first stage but only equal to half of the output voltage during the second stage, 
which must be negative as shown in the inductor voltages waveform Fig. 3 . 5 .  Hence, 
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Fig.3 . S :  I nductor oltage wavefonn for the proposed DCM Cuk rectifier. 
3.2.4 Step 1 :  Steady State A nalysis 
Applying total volt-seconds to the inductors over one switch cycle result in 
(3 . 1 6) 
Assuming Vo = � 'ol + 1'02 and vol = Va} = +1 '0 ' the three equations are solved by averaging 
the inductor voltages over one switching cycle.  This yields the expression for the 
output voltage (Yo) as function of the duty cycle as shown in the equation: 
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V _ 2Dl 
(I - D2 VOL 
The input voltage i defined a , 
( 3 . 1 7) 
( 3 . 1 8) 
where V 01 i the peak ampl i tude of the Vac function and w is the l ine angular 
frequency. The o ltage conver ion ratio M is the ratio of the output to the input 
voltage of a DC to DC converter. It  fol low from Eq. ( 3 . 1 7) that the voltage 
conver ion ratio is  wi l l  be 
I' 2D At = _0 = _I sin( w/)  1'", D2 ( 3 . 1 9) 
where 0 I and O2 are defined as the duty cycle when the switch is in position 1 
and position 2, respectively, during one switching cycle .  The duty cycle when the 
witch is  in position 2 is  given by 
(3 .20) 
3.2.4 . 1  Control I nput  D u ty Cycle ( D 1 )  
The fol lowing inequal i ty i s  required to operate at OeM 
(3 .2 1 )  
The control input duty cycle  D l  as a function of M can be found by el iminating the 
value of 02, which i s  given in Eq. (3 .20) .  
(3 .22) 
3 1  
perating in  the wor t ca e, the fol lowing condition for OeM i 
D AI 1 < -­,if + 2  
3.2.4.2 I nductor Cu rrent  �'aveform 
(3 .23) 
In  order to compute the dc component of the inductor current , the inductor currents' 
wa\ eform are ketched in Fig. 3 .6 .  During the fir t stage, the three inductor currents 
increa e l inearly at a rate that i proportional to the input voltage Vac.  The rate of 
increa e of the three inductor current are given by, 
di Ln Vac -- = - 'Where Ln = L) , Lv) , Lo� dt LII ' 
(3 .24) 
During the second stage, the equivalent inductor current rate begins 
decrea ing when the diode Do l conducts. The rate of decrease is  equal to half of the 
output voltage a hown in Fig. 3 .6  and given below. 
- - \' diLn 2 0 -- = -- ( 3 .25)  
The inductor current ripple magni tude lliL varies with the applied voltages 
rather than the appl ied currents, as shown in Fig. 3 .6 .  The ripple magnitude is the 
function of the appl ied voltage (vac) the inductance (L)  and the transistor conduction 
t ime (D 1 Ts). but it  is not a function of the load resistance (R) 
Vae D T /':,./Ln = - 1 S 2Ln 
( 3 .26) 
The equivalent inductor current ripple through the three inductors becomes, 
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( 3 .27) 
v. here Le� = L\ I LO\ 1/ L e i an equivalent inductance of the three inductors. The 
converter operate in the discontinuous conduction mode when the sum of the input 
and output diode current become zero . Referring to the waveform in Fig (3 .6) ,  the 
average input current over one switching cycle is 
(3 .28)  
Furthermore, the average output currents over one switching cycle can be written as: 
(3 .29) 




where i Lo1+ iLo� = 2 io 
The sum of the three wavefonns shown in Fig. 3 .6 and expressed by Eqs. 





iLeq(t) _ _ _ _ _ _ _ _ _  IQl peak 
-I x 
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Fig.3 .6 :  I nductor currents '  waveform for proposed DCM Cuk rectifier. 
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t 
The average of the equivalent inductor current 
waveform over one witching cycle .  
found by integrating the lLeq(t) 
(3 .30) 
Referring to Fig. 3 .2,  the witch current ( iQ I )  is  equal to the sum of the three 
inductor current . It wa eform begins the witching stage at zero and then increa e 
with a con tant lope, which is given by the input voltage divided by the equivalent 
inductance a hov,n in Fig. 3 .6 .  Thus, the switch current peak IQI -pk is 
( 3 .3 1 )  
Substituting the value of IQlpk, i n  Eq. (3 .30), and taking D ,  as common factor yields 
(3 .32)  
3.2 .5 Step 2 :  Voltage Conversion Ratio MCD" K)  and the Critical Conduction 
Parameter 
Considering 1 00% efficiency, Pm = Pout, 
(3 . 33 )  
Solving for the  current ratio  by using Eq .  ( 3 . 1 7) and Eq .  (3 . 33 )  gives 
3 5  
The mput l ine current i defined by finding the value of the output current. 
3.2 .5 . 1 Output  C u rrent  
( 3 .34) 
The connection of the output re i tor to its adjacent components i detai led in Fig. 
3 . 7  . The node equation of this network i 
. ( ) . ( )  Va ILol I = leol t + -R ( 3 . 35 )  
.... 
La 1 R 1 
-.;: O J:) 0 - ----- �-
..... Va + I La 1 
Ca 1 
Va 1 +t 
Fig. 3 . 7 :  Connection of the output capacitor Col to adjacent components. 
By applying the charge balance on output capacitors Col and Co2, the net 
change in capacitors charges is found. Therefore, the load current must be suppl ied by 
the direct inductors Lol and Lo2 connected to the load current as shown in Eq. ( 3 .36).  
In particular, the DC component of the inductor current must equal the load current as 
given in Eq.  ( 3 . 37 ). 
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(3 .36) 
a re ult. 
I Lo1 = I L02 = I �: I ( 3 .37)  
3.2 .5.2 I n put C u rrent  
Sub titut ing Eq.  (3 .30)  in Eq.  ( 3 .32)  yields 
(3 .38) 
Then factoring im  result in 
(3 .39)  
Furthermore, substituting Eq.  (3 .34)  in  Eq. ( 3 .39)  produces, 
(3 .40) 
Simpl ifying Eq. (3 .40) gives 
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(3 A I )  
The IOput current a a function of the emulated input re i tance eRe) of the converter 
v . ", IIJJ = -
Re ( 3 042) 
where input current im i s  equal to the inductor current i l l . and the emulated input 
re i tance equal 
(3 .43) 
The input current im is  in-phase with input voltage Vac at any given operating point; 
thu the input current obeys Ohm's  law as shown in Eq. ( 3 .42) .  
3.2.5.3 Voltage Conversion Ratio M (Dh K) 
The voltage conversion ratio can be found by solving Eq. (3 . 33 ), where the input and 
output power are: 
, resulting in  
1 T, < P,I7(r» T' = -r JVac < ill, (r» T. dl L 0 
v 2 
P = _0_ o R 
3 8  
( 3 .44) 
(3 .45) 
( 3 .64) 
The voltage conYer ion ratio a fu f f h a nc Ion 0 t e conduction parameter K i given by, 
.\J(D1 ,  K) = � 2K 
where K i a unit-Ie parameter and can be expre sed as: 
, 2L"q 1<. = -
R Ts 
Moreover, olving for D J  yields 
3.2.5.4 Crit ical  Conductio n Pa rameter (Kcrit) 
( 3 .47) 
( 3 .48)  
(3 .49) 
In  erting Eq. ( 3 .23 )  into Eq. ( 3 .49) and simplifying results in the fol lowing condition 
for Kent as a function of M to operate in DCM : 
1 
K. ·1, < -----
CI 2( 2 sin(ut ) + M)2 
( 3 . 50) 
where Kent is the cri t ical value of K operating at DCM, which is a unit-less parameter. 
3.2.5.5 Large Signal M odel 
The switch network input port is designed by Eq. ( 3 .42) shown in Fig. 3.8 and the 
switch network output port is modeled by Eq. ( 3 . 37 ) .  Otherwise, i t  could be designed 
by finding the output power, which is equal to the input power as shovm in Eq. ( 3 . 5 1 ). 
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( 3 . 5 1 )  
In other word , the 10  Ie power tate that the input and output power are 
equal :  
r , 2 V 2  P _ ac _ 0 Olll -T - ­
e R 
By implif ing Eq. ( 3 . 52 ) .  the voltage conversion ratio M become 
p t ) 
� 
(3 . 52)  
, 
( 3 . 53 )  
� I 
Fig. 3 . 8 :  Large signal model of the general averaged Equivalent circuit in a con erter 
operating in DeM. 
3.3 Stresses 
The current stresses on the Q I and Dol equal the summation of the inductor currents 
as given in Eq. ( 3 . 7 )  and Eq. ( 3 . 1 1 )  and displayed in Fig. 3 .6 .The voltage stresses 
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oyer the witching are hov" n in Fig. 3 .9 .  The ol tage and current stre e of the 
con erter component are hown in Table 1 .  All tres e are nonnalized with re pect 
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Fig. 3 . 9 :  The semiconductor switch and the diode voltage stresses. 
Table 3 . 1 :  Current and voltage stresses. 
Voltage Current 
QI , Qc 2 + M  M --
2M 
DOb Do� 2 + M M --
2 M  
C 1 • Cl 2 + M  1 ± J ---
2M 2 
Co) '  Co2 1 I --
2 2 
LI 1 M -
2 
Lo) ,  Lal 1 ± l J -
2 2 
4 1  
CHAPTER 4 
Design,  S i m u l a tion  a n d  M e a s u rements 
4. 1 Converter Parameters Selection 
The Cuk rectifier i designed with the fol lowing characteri tic : 
Table 4 . 1 :  Specification of the prototype. 
Output power Po 
Output voltage Yo 
Input voltage Vac 
Switching frequency fs 
Output Resistance, R 
I nput Current ripple .6.Im 
Output voltage ripple .6. Vo 
The \'oltage con er ion ratio is :  
}.f(D) = 250 = 2.5 1 00 
1 2SW 
2S0Y 
1 00 sin (2rcSOt)Y 
SOkHz 
soon 
1 0% 1m 
0.6% Yo 
The critical conduction parameter can be evaluated from Eq. ( 3 .S0)  
Kcrit = 24.69x 1 0-3 
To assure OCM operation, the K < Kerit i s  chosen to be: 
K = 4.9 x l O-3 
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(4. 1 )  
(4 .2) 
(4 .3)  
The control mput duty cycle D I i found by Eq. ( 3 .49) :  
The mput current ripple a given in the specification shown in Table 4 . 1 is :  
M - 1 00. 2P /11 0 - = 0.25 
I'm 
4. 1 . 1  I nductors Design 
(4.4) 
(4 .5)  
The de i gn of the i nput inductor i completed by u ing the desired ripple value of the 
input current. Therefore, LI can be obtained considering the maximum current ripple 
a given by: 
/' D T  � = � = 2 mH 
ML I  
where f'lILI i s  the same as  f'lLm. 
(4 .6) 
An equivalent inductance Leq i s  affected by the conduction parameter as 
hown in  Eq.  ( 3 .48 ) . Thu , evaluating this equation gives: 
Leq = �TJ = 24.5 �H (4 .7)  
The output inductor Lo l and Lo2 are equal and can be found using the fol lowing 
equation:  
(4.8) 
4. 1 .2 E nergy Transfer Capacitors Design 
The capacitors C l  and C2 are designed under two constraints in order to have the 
proposed topology operates as a true PFC converter. The voltage across Cl and C2 are 
43 
\\' ithin a \\' itching cycle and to fol low the input voltage profile wIthin a l ine cycle. 
They are very important element in the propo ed Cuk rectifier becau e their \'alue 
ha\e a igmficant influence on the input current waveform. The re onant frequency of 
C , .  C2• L, Lo ' and Lo:! mu t be much greater than the line frequency to avoid input 
current 0 c i l lation at every half-l ine cycle and lower than the switching frequency to 
a ure an almo t con tant o J tage in a witching period. The C 1  and C2 de igned 
equation i given by: 
(4 .9)  
where C , = C2 and iL < iT < is 
Different capaci tance value are cho en as shown in Table 4.2 to study their 
effect on the input current and their capacitor voltages . The fir t capacitance value is 
se lected to be clo e to l ine frequency, and the third one is selected to be close to 
witching frequency, whi le the second one is elected to be in between. The influence 
of the three capacitors ' values on the input current and their voltages is shown in Fig. 
4. 1 and FigA .2 .  The input current signal is  not in-phase with the input voltage when 
the re onant frequency is either near to the l ine frequency or switch frequency as 
hown in Fig. 4 . 1 ( a )  and Fig. 4 . 1 (b). Furthermore, the capacitor voltage has higher 
peak value than that shown in Fig. 4 .2(c) ,  which means the capacitor voltages cannot 
be considered constant in a switching cycle .  In other words, the capacitor voltage in 
Fig. 4 .2(a)  is charging very quickly, but it is  slowly charging in Fig. 4 .2(b) .  As a 
result, the best value for the energy capacitors C ,  and C2 are calculated based on Eq. 
(4 .9)  by applying a resonant frequency greater than the line frequency and less than 
the switching frequency with a value of 1 J..1.F [46, 57 ] .  
Table 4 .2 :  Effect  of  the resonant frequency on  the energy transfer capacitor values. 
fr ( Hz) C 1 - C2 ( IlF)  
1 000 1 2  
3 5 1 5  1 
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1 0 .000 0. 1 2  
Con idering a re onant frequency ( fr) of ( 35 1 5  Hz), the energy tran fer capacitor are 
gi\- en by 
1 00 \ 
� 
-g 0 \ 
� " .. ;. 
1 00 V  
800 ms 8 1 0  ms 
(a) C 1= C2 = O. i IlF 
Time [msecl 





L-______________ ��--��--�----�8;20�m�s------------831830 ms 800 ms 8 1 0  ms 
(b) C 1= C2 = 1 2 .356 1lF 
Time [ msecl 
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-g 0 \ 
eo: 
y 
�" -30 '\ 
- 1 00 "  L-______________________ �_L.... ______________________ ___1 800 ms 
(C) C l= C� = l �F 
820 ms 830 ms 
Time lmsecl 
Fig. 4 . 1 :  Effect of the energy capacitors on the input cun-ent :  (a) Input current is 
di tolted, (b) Input current and i nput voltage are out of phase, and( c) Input current 
and input voltage are in-phase. 
250 \ . 
.... 
'-' > 

















2 50 \ 
�--------------------------______________________ � 
1 25 \ 
0 \' 
8�ono n�1�------------8�1�0-m-s--------------8-2-0--ms --------------83�O ms 
(b) C 1= C� = 1 2 356 flF 
Time [msec J 
250 \'1----------------------------------------------------,
O \' L-__________________________________________________ � 
800 ms 8 1 0  ms 820 ms 830 ms 
(c) C1= C, = I flF 
Time [ msec 1 
Fig, 4 . 2 :  Effect of  the energy capacitors on their voltage : (a)  Ve l and Vo with 
600Vpeak, (b)  Vel and Vo with 230Vpeak and (c) Ve l and Vo with 250Vpeak. 
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4 . 1 .3 Outpu t  apac i tor  De ign 
Output capacI tor Col and Co2 are uti l ized to filter the load voltage. Thu . the output 
capaci tor are in er ely proportional to the output voltage ripple � Vo a hown in Eq. 
(4 . 1 1 )  and verified b the imulation re ult hown in Fig. 4 .3 [46] . 
The output capaci tor COl and Co2 value , which are required to maintain a peak-peak 
output \ ol tage ripple of 0 .60 0 of Vo i given by 
where 10 i given in Eq.  ( 3 . 37 )  and io is found from Eq. (3 .36)  to be 
ub tituting the alue of Io and io and solving the integration will yield, 
By evaluating Eq. (4 . 1 3  ), COl and Co2 are : 
(4 . 1 1 )  
(4 . 1 2 ) 
(4. 1 3 )  
(4. 1 4) 
Table 4 . 3 :  The relationship between the output capacitor and output voltage ripples. 
Col =Co2 (uF) L':.vo (V) 
220 14 .46 
636 .5  5 
2200 1 .45 
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265 25�------------------� 
2 50� ______ � __________ � 800 25_L-__________________ � 
( a )  
830 
254.3 
800 8 1 0  820  830 
(b )  Co 1=  Co2 =636 .5  IlF 
252 .8  '--- --------.:...::...---------'-'� __ _.J 
800 8 1 0  820 830 
(c) Co1= Co2 =2200 I-l F 
Time [ msec ] 
Fig. 4 . 3 :  Influence of the output capacitors on the output voltage ripple: (a)  !1Vo = 1 5V, 
(b)  !1Vo = 5V,and (c) !1Vo = 1 . 5V. 
4. 1 .4 Proposed Rectifier Components 
Table 4 .4 :  Li t of  the components used in the proposed rectifier. 
Component ValuelModel 
L I 2 mB 
Lo l  50 �H 
Lo:! 50 � H  
C I l � F 
C2 l � F 
Co l 2200 � F  
Co2 2200 � F  
Q I irfb4332pbf 
Q2 irfb4332pbf 




The uk rectifier i de igned for the fol lowing power tage specification : peak input 
\oltage of 1 00V at 50 Hz, output voltage of 250V, witching frequency of 50 kHz. 
and output power of 1 25W. In  addition, actual emiconductor devices are u ed in the 
imulation; D 1 5402 are u ed for the diode and irfb4332pbf for the power witche . 
The c ircuit component u ed in the imulation are cho en as fol low : L I  =2mH, Lol = 
Lo2= 50�H and CO l =Co2= 2200�F, which are shown in table 4.4. Moreo er, an 
equivalent eries re i tor (ESR)  of 1 0  mn is placed in series with al l  the inductors. 
4.2 Sim u lation Resu lts 
imulation tudie were perfon-ned u ing ORCAD oftware package, to verify the 
analy i re ults .  A mentioned previously, the C I  and C2 values affect the input 
current. Tim through imulation, C I and C2 are chosen to be ( 1  � F), which is wel l­
matched with the designing alue. The input voltage and current are in-phase as 
hown in Fig. 4 .4(a) .The total harmonic distortion in the l ine current is 0 . 1 7% and the 
efficiency is 940 0. The output voltage and the output current are shown in Fig. 4.4(b) 
and -lA(c) .  The Q I  i conducting over the po itive half-line cycle while the Q2 
conducts over the negative half- l ine cycle a shown in Fig. 4 . 5(a)  and (b) .  Also, i t  
hows the voltages of Dol and Do2 over the l ine cycle . 
.., �o ,' i--________ ...---...; 
- �  I�------------
5 0  ... 1 \' 
... -
-100 1 0  rn 820 m� 830 m 
Fig. 4 .4 :  S imulation results for the proposed rectifier: (a)  Input current and voltage, 
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Fig. 4 .5 :  Switching signals over the l ine cyc le :  (a)Q l (b) Q2 (c )  Do1 ,and (d) Do2. 
5 1  
Fig. 4.6 pre ent the diode Dol current and the gating ignal over a witching 
cy Ie .  It hould be noted that the diode tart conducting after the witch i turned off 
and the current goe to zero before the end of the cycle which en ure DCM. Fig. 4.7 
how the capacitor voltage I and V C2 . Both voltages are in accordance with Eq. 
( 3 . 1 ) . The voltage over the output capacitor COl and Co2 whIch are equal to the half 
of the output voltage, are ho\ n in Fig. 4 .8 .  Thi prove the analysis gi en in Chapter 
3 .  
't:) ; I OA �--��---------4----��---------r---+�---------1 
co � 
885.30 ms 885.32 ms 885.34 ms 
Time [rusec j 
Fig. 4.6 :  Q I  and DOl  over the switching cycle. 
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Fig. 4 . 7 :  The energy capaci tor voltages over the l ine cycle: (a) VC I and Vo, and 
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Fig. 4 . 8 :  The output capacitor voltages (V Co l and V Co2) over the l ine cycle. 
The currents of Lol and Lo:! over the l ine cyc le are shown in Fig. 4 .9, while Fig. 4. 1 0  
shows the three inductor currents over a switching cycle. I t  should be noted that the 
i nductor currents have proportional slopes over the three different stages of a 
switching cycle .  Thus, the three inductors can be coupled which leads to lower costs 
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and maller ize .  In addition. the three inductor are being charged by the input 
voltage when Q l i conducting, but when the diode Dol i conducting: the three 
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Fig.  4 .9 :  Inductor currents over the line cycle :  (a)  I Lo l ,  and (b) ILo2 ' 
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Fig.  4 . 1 0: Three inductor currents over the switching cycle. 
Fig. 4 . 1 1  shows that the capacitor C2 i s  discharging through the inductor Lo2 
o er the first stage when Q I i s  conducting. However, it i s  charged by the inductor Lo2 
during the second stage and equals to zero over third stage which is compatible with 
analy is presented earl ier in the chapter3 . The proposed rect ifier satisfies the EN 
6 1 000-3-2 regulations as shown in Fig. 4 . 1 2 . 
5 5  
20A 
:; 1 0 ,\ 
c 
1:: ... 








885.32 ms 885.34 ms 885.36ms 
(b) Time [ msecj 
Fig. 4 , 1 1 : The energy capacitor eC2) current over the switching cycle :  (a) Gating 
and diode signal ,  and (b) 1(2. 
H a r m o n ics Order 9 
. IEe l imits 
• Input cu rrent 
Harmon ics 
1 
FigA. 1 2 : Comparison between IEC l imits and simulated input current ham1
0nics of 
the proposed recti fier. 
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4.3 Ex perimental Re ults 
The bridgele DCM Cuk rectifier prototype te t i al i  dating the analy is  and the 
lmulation result .  The prototype i implemented depending on the fol lowing:Vac = 
1 00 s in(2rr50t)  V , fs = SO kHz , P = 1 2 5  W , [ripl � 1 0% 11 where the 
component are chosen to be imilar to the imulation one. Fig. 4. 1 3(a)  verified that 
the input current i in-pha e with input voltage, where the output current and output 
vol tage are hown in Fig. 4 . 1 3(b) .  The switching voltage wavefonns for: QI, Q2, Dol 
and Do� over the l ine cycle are shown in Fig. 4. 1 4(a)  and (b),  which are consi tent 
with the simulation re ult . In addition, the switch-gating signal VOl over the 





5.0 5.Qm II 
(b) 
Fig. 4 . 1 3 : Experimental results for the proposed rectifier: (a )  Input current a
nd 
voltage, (b) Output and input voltage . 
5 7  
200Vld,v 
200Vldtv 
(a )  
(b)  
S.Om dlv 
Fig. 4 . 1 4 : Switch-gating signal  and diode vol tages over the l ine cycle :  (a) V QI and 
VQ2, (b )  VOol and VOo2 . 
5 8  
100V/drll 
1 00V/dill 
Fig. 4 . 1 5 : I nput voltage and Gating signal VQ 1 .  
4.3. 1 E xperi mental Results  for the  Capacitor Voltages 
S.Om drv 
The capacitor vol tage waveform are consistent with the simulation and analysis 
re ult a shown in Fig. 4 . 1 6. Hence, the energy capacitor voltages fol low the input 
voltage and are shifted up by half of the output voltage. The output capaci tor voltages 
are equal to half of the output voltage. 
100V/div 
100V/djl/ (a )  
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Fig. 4 . 1 6 : The energy capacitor voltage and output capacitor voltages over the 
l ine cycle : (a )  VCI and Ve:., (b)  VCol and Vco'2 
4.3.2 E xperimental  Results  for the Inductor Cu rrents 
The inductor currentILo l  and ho2 wavefonn over the line cycle are shown in  Fig. 
4 . 1 7(a) .  The inductor current II I and I Lo'2 over as witching cycle are hown in Fig. 
4. l 7(b), while Fig. 4. l 7 (c)  show ho i and ho2 wavefoffi1s. 










(c )  
Fig .  4 . 1 7 : Inductor currents over the l ine cycle :  (a)  ILo l and ILo2, Inductor currents 
over the switching cyc le :  (b) II I  and I Lo2, (c )  ILo l  and ILo2 
6 1  
4.4 Conventio nal Cuk Ver us the Proposed Cuk Rectifier 
The efficiency for the conventional Cuk i 0, 'h '} ' t ' 940 c-o V. 1 e l l '0 lor the propo ed Cuk 
rectifier. Moreover, the THD i 1 00 0, which i high comparing with THD for the 
propo ed Cuk. The imulated input current harmonics of the Conventional Cuk i 
hown in  Fig. 4 . 1 8 . 
3 
2.5 






H a r m o n ics Order 
Fig. 4 . 1 8 : Comparison between lEC l imits and simulated input current harmonics of 
the conventional Cuk rectifier. 
The compari on between the conventional Cuk and the proposed Cuk rectifier 
IS hown in Table 4 .5 .  The proposed bridgeless topology has fewer semiconductors in 
the current conduction path. However, it has one additional switch compared with the 
conventional Cuk. onetheless, the switching losses are the same because only one 
switch is active over a switching cycle.  Also, the proposed rectifier has a floating 
switch which requires additional gating circuitry. 
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C O  C L U  1 0  A N D  F U T U R E  W O R K  
I n  thi the i , a brief PFC correction review h a  been pre ented. The advantage and 
di advantage of everal bridgele topologie have been di cussed. The ca e for a 
10\ inru h current and a continuous input/output current AC-DC rectifier has been 
made. 
high tep-up Cuk bridgeless AC-DC rectifier has been detailed. The 
proposed tep-up DCM bridgele s Cuk rectifier has been analyzed in DCM mode. 
The cun-ent and ol tage tre e of the proposed topology are presented. The gain of 
the converter a a function of the contro l  ignal has been derived. An example of the 
de ign procedure for the converter is  shown tep by step. A comparison study 
between the ful l -bridge PFC Cuk rectifier and the proposed bridgeless rectifier is 
pre ented. It ha been verified that the studied rectifier has fewer sil icon components 
in the current path ersus the ful l  bridge rectifier. Hence, there are less conduction 
10 e a wel l a a h igher efficiency. The proposed rectifier ha an efficiency of 94% 
ver u an efficiency of 88% for the conventional rectifier. 
The con erter has been s imulated using an ORCAD software package. The 
imulation results matched the analysis .  Real component models have been used in 
the s imulation. The capabi l ity of the proposed topology has been bui lt and tested in 
the lab for a 1 25 W output power. The experimental results supported the simulation 
results .  The input current harmonics has been compared to the EN 6 1 000-3-2 
tandard requirements. The efficiency of the proposed rectifier at 1 25 W and full  load 
is 94°'0 with THD being 0 . 1 7%. The input current THD is lower than the E 6 1 000-
3 -2 .  In addition, the rectifier is control led by one signal . The proposed rectifier meets 
the requirements presented at the beginning of chapter 3 .  
Future work 
The propo ed objectives of this research were successful ly accomplished. Design a 
feedback contro ller for load voltage regulation and confirm power factor under load 
conditions is recommended for future work. 
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A P P E  D I X  A 
O RCAD PROGRAM 
Vac 1 0 in(O 1 00 50)  
L l  1 2 2m 
RL l 2 3  0 .0 1 
C l  3 4  l u  
X l  3 1 0  1 1  irfb4332pbf 
Vph 1 5 0 PUL E (0 1 2 0 I n  I n  5 .u  20u) 
vpl 1 6  0 pul se(O l O I n I n  1 0m 20m) 
vpn 1 7 0 pul e(O 1 1 0m I n  I n  1 0m 20m) 
E sp 1 0  1 1  VALUE { V( l 5 ,0)*V( l 6,0) } 
X 2 o 1 2  1 1  irfb4332pbf 
Ev 2 1 2  I I  VALUE { V( 1 5 ,0)*V( l 7  ,O) } 
C2 3 5 l u  
Do l 0 4  D 1 N5402 
Do2 5 0  D I N5402 
L2 4 8  SOu 
RL2 8 9  0 .0 1 
L3 5 6  5 0u 
RL3 6 7  0 .0 1 
Co l 7 0  2200u 
R 7 9  5 00 
Co2 9 0  2200u 
* * * * * * * * * * * *simulation* * * * * * * * * * * * * * * * * * * * *  
* Analysis directives: 
. PRObe 
.TRAN O. l u  900m 5 00m O. l u  UIC 
* * * * * * * * * * * * * * * * * * * ** * * * * * * * * * *  
. MODEL DI_PDS3200 D ( IS=5 1 . 7u RS= I 1 . 3m BV=200 IBV= 1 0.0u 
+ CJO=630p M=0 .333  =2.2 1 TT= 1 4An ) 
.MODEL Dmod D ( I S=3 .44523e-06 RS=O.O l N= 1 .99899 EG=0.965769 
XTI=4 BV=200 IBV= l e-05 
T CJO= 1 . 1 23 34e- 1 0  VJ=OA M=0.29 1 003 FC=0. 5  TT=4.5444ge-08 KF=O 
AF= l )  
7 1  
.MODEL D TTH5L06 D ( IS=494 .9 E-9 
IKF=.30782 CJO= 1 27 .22E- 1 2  M=.42266 
=2.2603 R = 1 4 .292E-3 
+ VJ=.3905 I R= 1 0.0 1 0E-2 1 R=4.9950 FC=0.5 TT=24.000E-9) 
.MODEL D l  5402 D( IS=2.6 E- 1 2 ) 
* . ODEL D l  5402 D(IS=2 .68E- 1 2  RS=0.0073 1 T= 1 . l 7  TT= l A4E-5 
CJO= 1 . 24E- I O  
*+ VJ=0.6 M=0 .333  BV=266 I BV= I E-5 ) 
* IXKK85 60C MO model 600V, 85A,  35mohm Rg=2 .2 Ohm 
. MODEL IXKK85 60C NMOS ( LEVEL=3 L=2 .0000E-6 W=860 
KP= 1 .03 7E-6 RS= 1 0.000E-3 
+ RD= ] 9 .626E-3 VTO=3 .4544 RDS= 1 2 .000E6 TOX=2 .0000E-6 
CGSO= 1 1 .62 E- J CGDO=729.90E- 1 5  CBD=80.669E-9 
+ MJ= 1 . 1 673  PB=3 RG= 1 0.000E-3 IS=2 1 .329E-6 N=2.3569 RB= 1 .0000E-9 
GAMMA=O KAPPA=O) 
* * * * * * * * * * * * * * * * * * *  I RFB4332PBF * * * * * * * * * *  * * * * * * * * * * ** *  **  
.SUBCKT irfb4332pbf 1 2 3 
* SPICE3 MODEL WITH THERMAL RC NETWORK 
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
* M odel Generated by MODPEX * 
* Copyright(c )  Symmetry Design Systems* 
* Al l  Rights Re erved * 




Contains Proprietary Information * 
Which i The Property of * 
SYMMETRY OR ITS LICE SORS 
* Commercial Use or Resale Restricted * 
* by Symmetry License Agreement * 
* * * * * * * * * * * * * * * * ** * * * * * * ** * * * * * * * * * * * *  
* MODEL FORMAT: SPICE3 
* 
* Synunetry POWE R MOS Model (Version 1 .0)  
* External ode Designations 
* Node 1 -> Drain 
* ode 2 -> Gate 
* ode 3 -> Source 
M l  9 7 8 8  M M  L= 1 00u W= 1 00u 
. MODEL M M  NMOS LEVEL= l I S= l e-32 
72 
+ TO=5 .2452  LAMBDA= 1 .44034 KP=495 . 593 
+CG O=5 . 57997e-05 CGDO=3 .60 i e-07 
R 3 0 .0 1 1 1 29 
D 1 3 1 MD 
.MODEL MD 0 I = 1 . 06456e-08 RS=O.00 1 2  288 = 1 .3637 BV=250 
+IB =0.00025 EG- 1 XTl=2 .3 1 736  TT= l e-07 
+CJO=7.7726e-09 J=0. 5  M=0.776 1 44 FC=O. I 
RD 3 1 1 e+07 
RD 9 1 0 .0 1 7856 
RG 2 7 4 .090 1 7  
D2 4 5 M O l  
* Default values u ed i n  M D  1 :  
* RS=O EG= 1 . 1 1 XTI=3 .0  TT=O 
* BV=infinite IBV= l mA 
.MODEL M D l  D I = l e-32 =50 
+CJO=3 . 36  28e-09 VJ=0.5  M=0.9  FC= l e-08 
D3 0 5 MD2 
* Default values used in MD2 : 
* EG= 1 . 1 1 XTI=3 .0  TT=O CJO=O 
* BV=infmite IBV= I mA 
. MODEL M D2 D I S= l e- 1 0  N=OA00 1 0 1  RS=3e-06 
RL 5 1 0  1 
Fl2 7 9 VFI2 - l  
VFI2 4 0 0 
EV 1 6  1 0 0 9 7  1 
CAP 1 1  1 0 3 . 36828e-09 
F I l 7 9 VFl l - 1  
VFI l 1 1  6 0  
RCAP 6 1 0  1 
04 0 6  M D3 
* Default  value used in  MD3 : 
* EG= 1 . 1  1 XTI=3 .0  TT=O CJO=O 
* RS=O BV=infmite IBV= l mA 
. MODEL MD3 D IS= l e- 1 0  N=OA00 1 0 l  
. E  D S  irfb4332pbf 
* * * * * * * ** * * * * * * * * * * * * * * * * * * * * * * * * * ** * * * * * * * * * * * * * * * * * * * * * * * *  
.OPTIONS ITL2=200 
.OPTIONS CHGTOL= l O  
73 
.OPTIO ITL5=0 : *TOTAL ITERATlO T LIMIT 
.OPTlO T LI  PTS=O : *MAXI UM POINT ALLOWED 
.OPTIO ITL4= 1 00 : * ITERATIO ' LIMIT PER POINT 
* * * *  Real Tolerance * * * *  
.OPTIO RELTOL=O.OO I 
.OPTIO VNTOL= J E-6 
.OPTIO MDGT=6 
.OPTIO S AB TOL= l E-6 
.four 50 I( ac) 
. E  D 
74 
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